Design of MPI Passive Target Synchronization for a Non-Cache-Coherent Many-Core Processor

Zusammenfassung
Distributed hash tables are a common approach for fast data access. For this kind of application, a synchronization scheme with Readers and Writers semantic is well suited. This paper presents the design of an implementation of MPI passive target synchronization with Readers and Writers semantic. The implementation is discussed for the Single-Chip Cloud Computer, a non-cachecoherent many-core CPU with shared memory.
  • Vollständige Referenz
  • BibTeX
Christgau, S. & Schnor, B., (2017). Design of MPI Passive Target Synchronization for a Non-Cache-Coherent Many-Core Processor.   PARS-Mitteilungen: Vol. 34, Nr. 1. Berlin: Gesellschaft für Informatik e.V., Fachgruppe PARS. (S. 43-53).
@article{mci/Christgau2017,
author = {Christgau, Steffen AND Schnor, Bettina},
title = {Design of MPI Passive Target Synchronization for a Non-Cache-Coherent Many-Core Processor},
journal = {PARS-Mitteilungen},
volume = {34},
number = {1},
year = {2017},
,
pages = { 43-53 }
}
DateienGroesseFormatAnzeige
PARS-2017_paper_4.pdf183.3Kb PDF Öffnen

Haben Sie fehlerhafte Angaben entdeckt? Sagen Sie uns Bescheid: Feedback abschicken

Mehr Information

ISSN: 0177-0454
Datum: 2017
Sprache: en (en)
Typ: Text/Journal Article
Sammlungen

Zur Langanzeige